Dillon Engineering
  • Home
  • Company
    • About Us
    • Contact Us
    • Jobs
  • Services
    • Applications
    • Markets
    • Why Hire DE? >
      • Top Down Meets Bottom Up
    • When to Hire DE?
  • FFT IP
    • Load Unload FFT
    • UltraLong FFT >
      • UltraLong FFT IP Core for Xilinx FPGAs
    • Parallel FFT
    • Dual Parallel FFT
    • Parallel Butterfly FFT
    • Mixed Radix FFT >
      • Mixed Radix FFT IP Core for Xilinx FPGAs
    • Pipelined FFT >
      • FFT_PIPE IP Core for Xilinx FPGAs
    • 2D FFT
    • Other IP Cores >
      • Floating Point IP >
        • FPLIC Riviera Evaluation
        • FPLIC Download
        • FPLIC ParaCore Parameters
      • AES Crypto IP >
        • AES PatraCore Parameters
        • AES Background Information
    • FFT/IFFT ParaCore Parameters
  • Ingenuity
    • ParaCore Architect IP Generation >
      • PCA Flow
      • PCA Example
    • Modeling
    • Verification
    • Fixed vs. Floating Point
    • Fixed Point Math
  • News
    • DE Releases Mixed Radix FFT IP Cores for Xilinx FPGAs
    • DE Release UltraLong FFT IP Cores for Xilinx FPGAs
    • DE Releases FFT_PIPE IP Cores for Xilinx FPGAs
    • Floating Point Modules Evaluation Available
    • Chip Design Magazine Article
    • BCD Math
    • UltraLong FFT IP Success
    • DE Releases FFT IP Cores
  • Docs
    • HowTo >
      • Power Calculation Using XPower
      • Strings in Verilog
      • Inferring Block RAM vs. Distributed RAM in XST and Precision
      • Verilog RTL Coding Style Guidelines, Tips and Template
    • Downloads >
      • gen_ise-sh
      • gen-ise-sh-py
      • deModel
      • deModel_tar_gz
      • deModel_win32_exe
    • HPEC Presentations >
      • HPEC 2003 Presentation
      • HPEC 2004 Presentation
      • HPEC 2007 Abstract
      • HPEC 2007 Posters
    • FFT >
      • Load Unload FFT IP Datasheet
      • FFT_MIXED Candidate Core Datasheet
      • DE FFT IP and Sundance SMT702 Flyer
      • UltraLong FFT IP Core for Xilinx Datasheet
      • PIPE_FFT for Xilinx FPGAs Datasheet
      • FFT Datasheet
      • Floating Point FFT Factsheet
      • FFT Success
    • Sundance DE Partnership Release
    • FPGA Webcast
    • FPGAs Go, Go, Go
    • AES Datasheet
    • FPLIC Specification
    • DE Overview

Applications


Nearly 20 years experience delivering solutions for a wide range of system and logic design applications.

Whether FPGA or ASIC, rapid prototyping or end product development, cutting edge performance or microwatt power, Dillon Engineering provides design services for your application needs.

The following is a categorized listing of our application areas of expertise.

DSP/HPEC Applications

We are a world-class provider of custom FPGA and ASIC logic for digital signal processing (DSP) applications. Our internally developed logic design and modeling capabilities are ideal for realizing your high performance embedded computing (HPEC) solutions. We are the experts in porting your high-level language algorithms to real-time heterogeneous processing systems.

A representative listing of our DSP and hardware accelerator designs and functions:
  • Fast Fourier Transform IP Core designs, standard and custom
    • Fully verified designs suitable for FPGA and/or ASIC
    • Modular options and techniques to balance performance and logic utilization
    • Floating point or any bit-width fixed point
    • Radix-2, radix-4, mixed-radix
    • 2D and Ultra Long FFT
  • FIR, IIR, CIC, Adaptive Filter implementations
  • Windowing, smoothing, weighting, apodization, decimation, interpolation functions
  • Echo location (e.g. radar) functions, such as correlations and frequency-domain filtering
  • Image processing functions, such as image rotation, pixel interpolation, spatial filtering, convolution kernels
  • Data, image, and video compression
  • Floating Point IP Library
Flow-through architectures
  • We understand how to achieve optimal full-throughput pipeline processing in the presence of bottlenecks such as shared memories, feedback loops, data transpositions and pipeline stalls. 
CoProcessor architectures
  • We know how best to offload intensive math functions from a CPU, considering all factors such as bidirectional interface sharing, pipeline latency effects, and data path/control path separation and interdependencies.


CPU Applications

  • External or internal hard/soft CPU connectivity
  • Highly integrated system-on-chip
  • Xilinx Microblaze/PowerPC PLB/OPB/APU/FSL
  • Embedded CPU
    • Control-plane processor for configuration and control of DSP designs
    • Algorithm processor with intensive computation offload via hardware accelerator coprocessing, or "hardware threading"
    • Flexible, highly programmable applications such as software defined radio
  • Bus interface controllers including parallel bus, low-baud serial, high-speed serial
  • Memory interface controllers
  • DMA engines
  • Shared bus and crossbar connectivity

Networking Applications

  • Layer 2/2.5/3/4 context processing
  • Branch-intensive packet identification and modification at wire speed
  • Ethernet, Sonet, PPP, TCP/IP, ATM, MPLS
  • Arbitration algorithms
  • Virtual queuing

Storage Applications

  • Servo controllers
  • Network attached storage
  • SAS and SATA protocols

Low-power Applications

  • Implantable medtech devices
  • SWaP-constrained embedded systems
OUR SERVICES

Applications
Markets

OUR IP

FFT
AES
Floating Point

CONTACT US

info@dilloneng.com
952.836.2413
Contact Page
Picture

© 2022 Dillon Logic LLC
All Rights Reserved