Dillon Engineering
  • Home
  • Company
    • About Us
    • Contact Us
    • Jobs
  • Services
    • Applications
    • Markets
    • Why Hire DE? >
      • Top Down Meets Bottom Up
    • When to Hire DE?
  • FFT IP
    • Load Unload FFT
    • UltraLong FFT >
      • UltraLong FFT IP Core for Xilinx FPGAs
    • Parallel FFT
    • Dual Parallel FFT
    • Parallel Butterfly FFT
    • Mixed Radix FFT >
      • Mixed Radix FFT IP Core for Xilinx FPGAs
    • Pipelined FFT >
      • FFT_PIPE IP Core for Xilinx FPGAs
    • 2D FFT
    • Other IP Cores >
      • Floating Point IP >
        • FPLIC Riviera Evaluation
        • FPLIC Download
        • FPLIC ParaCore Parameters
      • AES Crypto IP >
        • AES PatraCore Parameters
        • AES Background Information
    • FFT/IFFT ParaCore Parameters
  • Ingenuity
    • ParaCore Architect IP Generation >
      • PCA Flow
      • PCA Example
    • Modeling
    • Verification
    • Fixed vs. Floating Point
    • Fixed Point Math
  • News
    • DE Releases Mixed Radix FFT IP Cores for Xilinx FPGAs
    • DE Release UltraLong FFT IP Cores for Xilinx FPGAs
    • DE Releases FFT_PIPE IP Cores for Xilinx FPGAs
    • Floating Point Modules Evaluation Available
    • Chip Design Magazine Article
    • BCD Math
    • UltraLong FFT IP Success
    • DE Releases FFT IP Cores
  • Docs
    • HowTo >
      • Power Calculation Using XPower
      • Strings in Verilog
      • Inferring Block RAM vs. Distributed RAM in XST and Precision
      • Verilog RTL Coding Style Guidelines, Tips and Template
    • Downloads >
      • gen_ise-sh
      • gen-ise-sh-py
      • deModel
      • deModel_tar_gz
      • deModel_win32_exe
    • HPEC Presentations >
      • HPEC 2003 Presentation
      • HPEC 2004 Presentation
      • HPEC 2007 Abstract
      • HPEC 2007 Posters
    • FFT >
      • Load Unload FFT IP Datasheet
      • FFT_MIXED Candidate Core Datasheet
      • DE FFT IP and Sundance SMT702 Flyer
      • UltraLong FFT IP Core for Xilinx Datasheet
      • PIPE_FFT for Xilinx FPGAs Datasheet
      • FFT Datasheet
      • Floating Point FFT Factsheet
      • FFT Success
    • Sundance DE Partnership Release
    • FPGA Webcast
    • FPGAs Go, Go, Go
    • AES Datasheet
    • FPLIC Specification
    • DE Overview

FFT/IFFT ParaCore Parameters


Parameters used when compiling the Dillon Engineering FFT/IFFT IP Core
PARAMETER TYPE DESCRIPTION
n Integer Number of points in the DFT (n must be power of 2)
forward Select Forward or inverse FFT (assignment options are forward, inverse, or both).
inputs Integer Number of data input paths (must be a power of 2)
outputs Integer Number of data output paths (must be a power of 2)
scale List Used for fixed-point data to selectively scale the data by 1 bit after each rank is executed. Scaling removes errors created by the overflow caused by the complex addition performed in each butterfly structure.
type nType The nType definition specifies the fixed or floating-point data used by the FFT (see also the notes below).
width Integer Used to define the width of fixed-point data (if floating-point data is selected, than refer to the following table for additional floating-point parameters).
mag_out Boolean Produce magnitude output instead of complex results (note that when mag_out is active, the output port width will be reduced by half).
hanning Select Used to select the type of Hanning Window (options are to select a formula type).

 

The following table defines the nType parameter, which is used to define the number types to be implemented by ParaCore Architect:

PARAMETER TYPE DESCRIPTION
type Select Select number type (options are int or float).
width Integer For type == int, this parameter sets the integer width. For type == float, this parameter is automatically set to e_width + m_width + 1 (see below).
e_width Integer When type == float, this parameter defines the width of the exponent (it should be set to 8 for single precision and 11 for double precision).
m_width Integer When type == float, this parameter defines the width of the mantissa (it should be set to 23 for single precision and 52 for double precision).
OUR SERVICES

Applications
Markets

OUR IP

FFT
AES
Floating Point

CONTACT US

info@dilloneng.com
952.836.2413
Contact Page
Picture

© 2022 Dillon Logic LLC
All Rights Reserved