Dillon Engineering
  • Home
  • Company
    • About Us
    • Contact Us
    • Jobs
  • Services
    • Applications
    • Markets
    • Why Hire DE? >
      • Top Down Meets Bottom Up
    • When to Hire DE?
  • FFT IP
    • Load Unload FFT
    • UltraLong FFT >
      • UltraLong FFT IP Core for Xilinx FPGAs
    • Parallel FFT
    • Dual Parallel FFT
    • Parallel Butterfly FFT
    • Mixed Radix FFT >
      • Mixed Radix FFT IP Core for Xilinx FPGAs
    • Pipelined FFT >
      • FFT_PIPE IP Core for Xilinx FPGAs
    • 2D FFT
    • Other IP Cores >
      • Floating Point IP >
        • FPLIC Riviera Evaluation
        • FPLIC Download
        • FPLIC ParaCore Parameters
      • AES Crypto IP >
        • AES PatraCore Parameters
        • AES Background Information
    • FFT/IFFT ParaCore Parameters
  • Ingenuity
    • ParaCore Architect IP Generation >
      • PCA Flow
      • PCA Example
    • Modeling
    • Verification
    • Fixed vs. Floating Point
    • Fixed Point Math
  • News
    • DE Releases Mixed Radix FFT IP Cores for Xilinx FPGAs
    • DE Release UltraLong FFT IP Cores for Xilinx FPGAs
    • DE Releases FFT_PIPE IP Cores for Xilinx FPGAs
    • Floating Point Modules Evaluation Available
    • Chip Design Magazine Article
    • BCD Math
    • UltraLong FFT IP Success
    • DE Releases FFT IP Cores
  • Docs
    • HowTo >
      • Power Calculation Using XPower
      • Strings in Verilog
      • Inferring Block RAM vs. Distributed RAM in XST and Precision
      • Verilog RTL Coding Style Guidelines, Tips and Template
    • Downloads >
      • gen_ise-sh
      • gen-ise-sh-py
      • deModel
      • deModel_tar_gz
      • deModel_win32_exe
    • HPEC Presentations >
      • HPEC 2003 Presentation
      • HPEC 2004 Presentation
      • HPEC 2007 Abstract
      • HPEC 2007 Posters
    • FFT >
      • Load Unload FFT IP Datasheet
      • FFT_MIXED Candidate Core Datasheet
      • DE FFT IP and Sundance SMT702 Flyer
      • UltraLong FFT IP Core for Xilinx Datasheet
      • PIPE_FFT for Xilinx FPGAs Datasheet
      • FFT Datasheet
      • Floating Point FFT Factsheet
      • FFT Success
    • Sundance DE Partnership Release
    • FPGA Webcast
    • FPGAs Go, Go, Go
    • AES Datasheet
    • FPLIC Specification
    • DE Overview

FPLIC Riviera Evaluation


The FPLIC modules are available in a fully functional library for Aldec's Riviera simulator.

Pre-compiled encrypted versions of the FPLIC are provided so that a fully functional evaluation can be performed using Aldec's Riviera Simulator.

The archive contains a test bench, simulation script and Riviera FPLIC library. Simple unpack the archive and run the simulation.

Alternatively, the FPLIC modules can be included the users application for performance verification prior to purchasing the IP from Dillon Engineering.

The provided modules are fully pipelined versions.

Single precision and a more efficient (man_width, exp_width == 16,6) are provided for download.

Purchasing the FPLIC provides access to the full parametric build process and the user can obtain any precision and pipeline depth modules.


Requirements

Only requirements are the FPLIC Evaluation library and a copy of Riviera. If you don't own a copy of Riviera use the link below to obtain an evaluation copy.

FPLIC Evaluation

Fill out the FPLIC Evaluation IP Request Form to obtain fully functional evaluation library of the FPLIC.

Aldec Riviera Evaluation

Download the Riviera Simulator from Aldec's Download Site.

Request an evaluation license from Aldec, they will grant a 20 day full license. Without that you can not run the test bench provided as it runs all modules simultaneously and it exceeds the size restrictions of an unlicensed version of Riviera.

FPLIC Datasheet

Download the FPLIC Datasheet.


Contact

Support

For support contact Dillon Engineering Support.

Sales

For comments or quote, please contact Dillon Engineering IP Sales.

OUR SERVICES

Applications
Markets

OUR IP

FFT
AES
Floating Point

CONTACT US

info@dilloneng.com
952.836.2413
Contact Page
Picture

© 2022 Dillon Logic LLC
All Rights Reserved