Dillon Engineering
  • Home
  • Company
    • About Us
    • Contact Us
    • Jobs
  • Services
    • Applications
    • Markets
    • Why Hire DE? >
      • Top Down Meets Bottom Up
    • When to Hire DE?
  • FFT IP
    • Load Unload FFT
    • UltraLong FFT >
      • UltraLong FFT IP Core for Xilinx FPGAs
    • Parallel FFT
    • Dual Parallel FFT
    • Parallel Butterfly FFT
    • Mixed Radix FFT >
      • Mixed Radix FFT IP Core for Xilinx FPGAs
    • Pipelined FFT >
      • FFT_PIPE IP Core for Xilinx FPGAs
    • 2D FFT
    • Other IP Cores >
      • Floating Point IP >
        • FPLIC Riviera Evaluation
        • FPLIC Download
        • FPLIC ParaCore Parameters
      • AES Crypto IP >
        • AES PatraCore Parameters
        • AES Background Information
    • FFT/IFFT ParaCore Parameters
  • Ingenuity
    • ParaCore Architect IP Generation >
      • PCA Flow
      • PCA Example
    • Modeling
    • Verification
    • Fixed vs. Floating Point
    • Fixed Point Math
  • News
    • DE Releases Mixed Radix FFT IP Cores for Xilinx FPGAs
    • DE Release UltraLong FFT IP Cores for Xilinx FPGAs
    • DE Releases FFT_PIPE IP Cores for Xilinx FPGAs
    • Floating Point Modules Evaluation Available
    • Chip Design Magazine Article
    • BCD Math
    • UltraLong FFT IP Success
    • DE Releases FFT IP Cores
  • Docs
    • HowTo >
      • Power Calculation Using XPower
      • Strings in Verilog
      • Inferring Block RAM vs. Distributed RAM in XST and Precision
      • Verilog RTL Coding Style Guidelines, Tips and Template
    • Downloads >
      • gen_ise-sh
      • gen-ise-sh-py
      • deModel
      • deModel_tar_gz
      • deModel_win32_exe
    • HPEC Presentations >
      • HPEC 2003 Presentation
      • HPEC 2004 Presentation
      • HPEC 2007 Abstract
      • HPEC 2007 Posters
    • FFT >
      • Load Unload FFT IP Datasheet
      • FFT_MIXED Candidate Core Datasheet
      • DE FFT IP and Sundance SMT702 Flyer
      • UltraLong FFT IP Core for Xilinx Datasheet
      • PIPE_FFT for Xilinx FPGAs Datasheet
      • FFT Datasheet
      • Floating Point FFT Factsheet
      • FFT Success
    • Sundance DE Partnership Release
    • FPGA Webcast
    • FPGAs Go, Go, Go
    • AES Datasheet
    • FPLIC Specification
    • DE Overview

UltraLong FFT IP Core for Xilinx FPGAs


Multimillion point FFT processing optimized for Xilinx Virtex-4, -5, -6 and -7 FPGAs with SRAM or DRAM external memory interfaces.

Description

Dillon Engineering's UltraLong FFT IP Core uses an efficient Fast Fourier Transform (FFT) algorithm to provide multimillion-point discrete transforms on data frames or continuous data streams. This structure utilizes state-of-the-art off-chip memory technology and N1- and N2-length pipelined radix-2 FFT engines with an additional rotation stage to perform N=N1xN2 transform lengths, from 1K to 64M points. The core is available with any width fixed or floating point data. The UltraLong IP Core is easily targeted to current Xilinx FPGA devices and various external memory types.


Features

  • UltraLong algorithm for performing continuous Fast Fourier Transforms (FFTs)
  • For transform lengths that exceed on-FPGA memory capacity
    • Up to 4M points using QDR SRAM
    • Up to 64M points using DDR SDRAM
  • Any-width fixed- or floating-point data
  • Run-time selectable length
  • Run-time selectable Forward/Inverse transform mode
  • Continuous processing at speeds up to Fmax (see table).
    • Data rate of 200MSamples/sec in Virtex-5.
    • Higher data rates with wider memory paths, up to 800Msps.
  • Natural-order inputs and outputs
  • Includes C/C++ bit-accurate model and data generator
    • Model also usable from MATLAB
  • Includes Verilog testbench and run scripts

Block Diagram

UltraLong FFT IP block diagram: 


Picture

Xilinx FPGA Resource Usage

Example Implementation Statistics for Xilinx Virtex-5 SXT-2 FPGA, Single Precision Floating Point

FFT Length

Fmax (MHz)

External Memory Type

# Mem Banks

Mem Size (ea.)

Slice FF

Slice LUT

IOB

BUFG

BRAM

DSP48E

2M

200

QDRII SRAM

3

4Mx32

43,705

48,831

474

5

90

385

16M

175

DDR2 SDRAM

3

32Mx64

59,430

62,434

567

6

459

445

64M

100

DDR2 SDRAM

3

128Mx64

63,643

66,365

567

6

483

485

64M

50

DDR2 SDRAM

2

128Mx64

34,968

36,354

425

6

302

249

64M

50

DDR2 SDRAM

3

256Mx32

61,161

63,716

474

6

282

485

64M

25

DDR2 SDRAM

2

256Mx32

33,314

34,863

316

6

168

249


Additional Information

For additional information view the ULFFT Datasheet.

Fill out the ULFFT IP Fit/Information Form to obtain a device usage estimate for another target technology or to obtain additional information about the UltraLong FFT IP Core.

Xilinx site listing for UltraLong FFT Candidate Core.

OUR SERVICES

Applications
Markets

OUR IP

FFT
AES
Floating Point

CONTACT US

info@dilloneng.com
952.836.2413
Contact Page
Picture

© 2022 Dillon Logic LLC
All Rights Reserved