Dillon Engineering
  • Home
  • Company
    • About Us
    • Contact Us
    • Jobs
  • Services
    • Applications
    • Markets
    • Why Hire DE? >
      • Top Down Meets Bottom Up
    • When to Hire DE?
  • FFT IP
    • Load Unload FFT
    • UltraLong FFT >
      • UltraLong FFT IP Core for Xilinx FPGAs
    • Parallel FFT
    • Dual Parallel FFT
    • Parallel Butterfly FFT
    • Mixed Radix FFT >
      • Mixed Radix FFT IP Core for Xilinx FPGAs
    • Pipelined FFT >
      • FFT_PIPE IP Core for Xilinx FPGAs
    • 2D FFT
    • Other IP Cores >
      • Floating Point IP >
        • FPLIC Riviera Evaluation
        • FPLIC Download
        • FPLIC ParaCore Parameters
      • AES Crypto IP >
        • AES PatraCore Parameters
        • AES Background Information
    • FFT/IFFT ParaCore Parameters
  • Ingenuity
    • ParaCore Architect IP Generation >
      • PCA Flow
      • PCA Example
    • Modeling
    • Verification
    • Fixed vs. Floating Point
    • Fixed Point Math
  • News
    • DE Releases Mixed Radix FFT IP Cores for Xilinx FPGAs
    • DE Release UltraLong FFT IP Cores for Xilinx FPGAs
    • DE Releases FFT_PIPE IP Cores for Xilinx FPGAs
    • Floating Point Modules Evaluation Available
    • Chip Design Magazine Article
    • BCD Math
    • UltraLong FFT IP Success
    • DE Releases FFT IP Cores
  • Docs
    • HowTo >
      • Power Calculation Using XPower
      • Strings in Verilog
      • Inferring Block RAM vs. Distributed RAM in XST and Precision
      • Verilog RTL Coding Style Guidelines, Tips and Template
    • Downloads >
      • gen_ise-sh
      • gen-ise-sh-py
      • deModel
      • deModel_tar_gz
      • deModel_win32_exe
    • HPEC Presentations >
      • HPEC 2003 Presentation
      • HPEC 2004 Presentation
      • HPEC 2007 Abstract
      • HPEC 2007 Posters
    • FFT >
      • Load Unload FFT IP Datasheet
      • FFT_MIXED Candidate Core Datasheet
      • DE FFT IP and Sundance SMT702 Flyer
      • UltraLong FFT IP Core for Xilinx Datasheet
      • PIPE_FFT for Xilinx FPGAs Datasheet
      • FFT Datasheet
      • Floating Point FFT Factsheet
      • FFT Success
    • Sundance DE Partnership Release
    • FPGA Webcast
    • FPGAs Go, Go, Go
    • AES Datasheet
    • FPLIC Specification
    • DE Overview

Dillon Engineering Web Documents


HowTo

How-To documents to help you through everyday situations designing DSP logic for FPGAs and ASICs.

Read More… 


Downloads

Folder with all the downloads

Read More… 

FFT_MIXED Candidate Core Datasheet

FFT_MIXED IP Core for Xilinx FPGA devices datasheet.

Read More… 

DE FFT IP and Sundance SMT702 Flyer

Flyer highlighting DE's FFT IP Cores and Sundances SMT702 FPGA module.

Read More… 

UltraLong FFT IP Core for Xilinx Datasheet

Datasheet for Xilinx FPGA version of the UltraLong FFT IP Core

Read More… 

Sundance DE Partnership Release

Sundance and Dillon Engineering have formed a partnership to facilitate our clients' rapid development of FPGA based DSP platforms.

Read More… 


PIPE_FFT for Xilinx FPGA Datasheet

Datasheet for Xilinx FPGA version of the PIPE_FFT IP Core.

Read More… 

HPEC 2007 Poster

Dillon Engineering's HPEC (High Performance Embedded Computing) 2007 presentation entitled "Accelerating Algorithm Implementation in FPGA/ASIC Using Python".

Read More… 

HPEC 2007 Abstract

Dillon Engineering's HPEC 2007 presentation abstract.

Read More… 

FPGA Webcast

Slides from the webcast titled "FPGA Design for Complex Systems", sponsored by Microwaves & RF, Wireless Systems Design, Mentor Graphics and Xilinx.

Read More… 

FFT Datasheet

Dillon Engineering FFT/IFFT IP Core datasheet and specification.

Read More… 

HPEC 2004 Presentation

DE HPEC 2004 Presentation titled "An Efficient Architecture for Ultra Long FFTs in FPGAs and ASICs".

Read More… 

FPGAs Go, Go, Go

Chip Design Magazine article written by Tom Dillon featuring the use of Precision Physical Synthesis to reduce the FPGA cost in a doppler radar application.

Read More… 

AES Datasheet

The Dillon Engineering AES IP Core specification.

Read More… 

Floating Point FFT Factsheet

Dillon Engineering Floating Point FFT/IFFT factsheet.

Read More… 

FFT Success

Dillon Engineering design and wrote about the world's fastest FFT/IFFT IP Core.

Read More… 

FPLIC Specification

Floating Point Library IP Core specification and datasheet.

Read More… 

HPEC 2003 Presentation

DE HPEC 2004 Pressntation titled "Efficient Split Radix FFTs in FPGAs".

Read More… 

DE Overview

Overview of Dillon Engineering

Read More… 
OUR SERVICES

Applications
Markets

OUR IP

FFT
AES
Floating Point

CONTACT US

info@dilloneng.com
952.836.2413
Contact Page
Picture

© 2022 Dillon Logic LLC
All Rights Reserved