Dillon Engineering
  • Home
  • Company
    • About Us
    • Contact Us
    • Jobs
  • Services
    • Applications
    • Markets
    • Why Hire DE? >
      • Top Down Meets Bottom Up
    • When to Hire DE?
  • FFT IP
    • Load Unload FFT
    • UltraLong FFT >
      • UltraLong FFT IP Core for Xilinx FPGAs
    • Parallel FFT
    • Dual Parallel FFT
    • Parallel Butterfly FFT
    • Mixed Radix FFT >
      • Mixed Radix FFT IP Core for Xilinx FPGAs
    • Pipelined FFT >
      • FFT_PIPE IP Core for Xilinx FPGAs
    • 2D FFT
    • Other IP Cores >
      • Floating Point IP >
        • FPLIC Riviera Evaluation
        • FPLIC Download
        • FPLIC ParaCore Parameters
      • AES Crypto IP >
        • AES PatraCore Parameters
        • AES Background Information
    • FFT/IFFT ParaCore Parameters
  • Ingenuity
    • ParaCore Architect IP Generation >
      • PCA Flow
      • PCA Example
    • Modeling
    • Verification
    • Fixed vs. Floating Point
    • Fixed Point Math
  • News
    • DE Releases Mixed Radix FFT IP Cores for Xilinx FPGAs
    • DE Release UltraLong FFT IP Cores for Xilinx FPGAs
    • DE Releases FFT_PIPE IP Cores for Xilinx FPGAs
    • Floating Point Modules Evaluation Available
    • Chip Design Magazine Article
    • BCD Math
    • UltraLong FFT IP Success
    • DE Releases FFT IP Cores
  • Docs
    • HowTo >
      • Power Calculation Using XPower
      • Strings in Verilog
      • Inferring Block RAM vs. Distributed RAM in XST and Precision
      • Verilog RTL Coding Style Guidelines, Tips and Template
    • Downloads >
      • gen_ise-sh
      • gen-ise-sh-py
      • deModel
      • deModel_tar_gz
      • deModel_win32_exe
    • HPEC Presentations >
      • HPEC 2003 Presentation
      • HPEC 2004 Presentation
      • HPEC 2007 Abstract
      • HPEC 2007 Posters
    • FFT >
      • Load Unload FFT IP Datasheet
      • FFT_MIXED Candidate Core Datasheet
      • DE FFT IP and Sundance SMT702 Flyer
      • UltraLong FFT IP Core for Xilinx Datasheet
      • PIPE_FFT for Xilinx FPGAs Datasheet
      • FFT Datasheet
      • Floating Point FFT Factsheet
      • FFT Success
    • Sundance DE Partnership Release
    • FPGA Webcast
    • FPGAs Go, Go, Go
    • AES Datasheet
    • FPLIC Specification
    • DE Overview

When to Hire Dillon Engineering?


It is never too early or too late to engage Dillon Engineering on your critical project timeline. 

Dillon's engineering force is ready to integrate with your team and use our services to assist or carry the ball in whatever capacity you require. From start to completion, your project can leverage our expertise at any crucial stage along the way. Refer to the following example project timeline.

Picture

Count on Dillon Engineering during your project's phases:

  • Product Concept. When your ideas, algorithms, or legacy systems are being envisioned as high performance end products, we can investigate feasibility, perform trade studies, and develop high-level architecture alternatives that will begin moving your ideas toward realization.
  • System/Hardware Architectures. As the system requirements are solidified, count on our knowledge of processing technologies and state-of-the-art COTS vendor offerings to assist in developing your system architecture. We can investigate high-level partitioning, performance predictions, system throughput, heterogeneous processing, and FPGA/ASIC feasibility in your system.
  • FPGA/ASIC Architecture. As your system is partitioned into custom logic processing elements, solid chip architectures are the key to getting required performance under system constraints. We know how best to utilize the available device and IP resources (hard and soft) to move forward with efficient, elegant logic designs.
  • FPGA/ASIC Development. Driving the logic designs to completion is our bread and butter. Our standard IP building blocks, internally developed ParaCore Architect tool, and sophisticated modeling environment all contribute to our solid logic design flow. We are proficient with the operation and expectations of back-end tools for synthesis and device routing.
  • Product Verification. Our robust modeling and simulation processes are what ensures that your hardware behaves as intended, without hidden bugs keeping checkout tied up for weeks.
For an illustration of how an FPGA development effort can get off track due to poor assumptions, we've created an example case study to help identify some warning signs.

OUR SERVICES

Applications
Markets

OUR IP

FFT
AES
Floating Point

CONTACT US

info@dilloneng.com
952.836.2413
Contact Page
Picture

© 2022 Dillon Logic LLC
All Rights Reserved