Dillon Engineering
  • Home
  • Company
    • About Us
    • Contact Us
    • Jobs
  • Services
    • Applications
    • Markets
    • Why Hire DE? >
      • Top Down Meets Bottom Up
    • When to Hire DE?
  • FFT IP
    • Load Unload FFT
    • UltraLong FFT >
      • UltraLong FFT IP Core for Xilinx FPGAs
    • Parallel FFT
    • Dual Parallel FFT
    • Parallel Butterfly FFT
    • Mixed Radix FFT >
      • Mixed Radix FFT IP Core for Xilinx FPGAs
    • Pipelined FFT >
      • FFT_PIPE IP Core for Xilinx FPGAs
    • 2D FFT
    • Other IP Cores >
      • Floating Point IP >
        • FPLIC Riviera Evaluation
        • FPLIC Download
        • FPLIC ParaCore Parameters
      • AES Crypto IP >
        • AES PatraCore Parameters
        • AES Background Information
    • FFT/IFFT ParaCore Parameters
  • Ingenuity
    • ParaCore Architect IP Generation >
      • PCA Flow
      • PCA Example
    • Modeling
    • Verification
    • Fixed vs. Floating Point
    • Fixed Point Math
  • News
    • DE Releases Mixed Radix FFT IP Cores for Xilinx FPGAs
    • DE Release UltraLong FFT IP Cores for Xilinx FPGAs
    • DE Releases FFT_PIPE IP Cores for Xilinx FPGAs
    • Floating Point Modules Evaluation Available
    • Chip Design Magazine Article
    • BCD Math
    • UltraLong FFT IP Success
    • DE Releases FFT IP Cores
  • Docs
    • HowTo >
      • Power Calculation Using XPower
      • Strings in Verilog
      • Inferring Block RAM vs. Distributed RAM in XST and Precision
      • Verilog RTL Coding Style Guidelines, Tips and Template
    • Downloads >
      • gen_ise-sh
      • gen-ise-sh-py
      • deModel
      • deModel_tar_gz
      • deModel_win32_exe
    • HPEC Presentations >
      • HPEC 2003 Presentation
      • HPEC 2004 Presentation
      • HPEC 2007 Abstract
      • HPEC 2007 Posters
    • FFT >
      • Load Unload FFT IP Datasheet
      • FFT_MIXED Candidate Core Datasheet
      • DE FFT IP and Sundance SMT702 Flyer
      • UltraLong FFT IP Core for Xilinx Datasheet
      • PIPE_FFT for Xilinx FPGAs Datasheet
      • FFT Datasheet
      • Floating Point FFT Factsheet
      • FFT Success
    • Sundance DE Partnership Release
    • FPGA Webcast
    • FPGAs Go, Go, Go
    • AES Datasheet
    • FPLIC Specification
    • DE Overview

Mixed Radix FFT IP Core for Xilinx FPGAs


Description

Dillon Engineering's Mixed-Radix FFT IP Core uses a modular combination of radix-2, -3, -5, and -7 Fast Fourier Transform (FFT) pipelined engines to provide discrete transforms on data frames or continuous data streams, with sample rate up to the maximum clock frequency. The engines are arranged to provide the most beneficial resource usage and data ordering for the system. The IP Core is further customized to support single- or multi-stream continuous throughput I/O, and any width fixed- or floating-point data.

Features

  • Fast Fourier Transform (FFT) for non-power of 2 lengths.
  • Any combination of radix-2, -3, -5, and -7.
  • Run-time selectable length within superset
  • Example mixed length: 32x3x5 = 480-point
  • Run-time selectable Forward/Inverse transform mode
  • Any width fixed- or floating-point
  • Single- or multi-stream I/O
  • Continuous processing performance
  • See Table for 3-stream 768 point FFT.
  • Customized for any order inputs and outputs
  • Includes C/C++ bit-accurate model and data generator
  • Model also usable from MATLAB

Block Diagram

Example Mixed Radix FFT IP block diagram:
Picture

Xilinx FPGA Resource Usage

Example Implementation Statistics for Xilinx FPGAs, Continuous 3-stream 768 point (256x3) FFT, 16-bit complex fixed-point.

Family

Example Device

Fmax (MHz)

Slice FF1

Slice LUT1

IOB2

GCLK

BRAM

DSP

Spartan®-3A

XC3SD3400A-5

100

9,673

10,956

207

1

13

62

Virtex®-4

XC4VSX55-12

180

10,435

11,842

207

1

13

62

Virtex®-5

XC5VSX50T-3

240

10,935

12,722

207

1

8

62

Notes:

1) Actual slice count dependent on percentage of unrelated logic – see Mapping Report File for details
2) Assuming all core I/Os and clocks are routed off-chip

Additional Information


For additional information view the Mixed Radix FFT Datasheet

Fill out the Mixed Radix FFT IP Fit/Information Form to obtain a device usage estimate for another target technology or to obtain additional information about the Mixed Radix FFT IP Core.

Xilinx site listing for Mixed Radix FFT Candidate Core.

OUR SERVICES

Applications
Markets

OUR IP

FFT
AES
Floating Point

CONTACT US

info@dilloneng.com
952.836.2413
Contact Page
Picture

© 2022 Dillon Logic LLC
All Rights Reserved