Dillon Engineering
  • Home
  • Company
    • About Us
    • Contact Us
    • Jobs
  • Services
    • Applications
    • Markets
    • Why Hire DE? >
      • Top Down Meets Bottom Up
    • When to Hire DE?
  • FFT IP
    • Load Unload FFT
    • UltraLong FFT >
      • UltraLong FFT IP Core for Xilinx FPGAs
    • Parallel FFT
    • Dual Parallel FFT
    • Parallel Butterfly FFT
    • Mixed Radix FFT >
      • Mixed Radix FFT IP Core for Xilinx FPGAs
    • Pipelined FFT >
      • FFT_PIPE IP Core for Xilinx FPGAs
    • 2D FFT
    • Other IP Cores >
      • Floating Point IP >
        • FPLIC Riviera Evaluation
        • FPLIC Download
        • FPLIC ParaCore Parameters
      • AES Crypto IP >
        • AES PatraCore Parameters
        • AES Background Information
    • FFT/IFFT ParaCore Parameters
  • Ingenuity
    • ParaCore Architect IP Generation >
      • PCA Flow
      • PCA Example
    • Modeling
    • Verification
    • Fixed vs. Floating Point
    • Fixed Point Math
  • News
    • DE Releases Mixed Radix FFT IP Cores for Xilinx FPGAs
    • DE Release UltraLong FFT IP Cores for Xilinx FPGAs
    • DE Releases FFT_PIPE IP Cores for Xilinx FPGAs
    • Floating Point Modules Evaluation Available
    • Chip Design Magazine Article
    • BCD Math
    • UltraLong FFT IP Success
    • DE Releases FFT IP Cores
  • Docs
    • HowTo >
      • Power Calculation Using XPower
      • Strings in Verilog
      • Inferring Block RAM vs. Distributed RAM in XST and Precision
      • Verilog RTL Coding Style Guidelines, Tips and Template
    • Downloads >
      • gen_ise-sh
      • gen-ise-sh-py
      • deModel
      • deModel_tar_gz
      • deModel_win32_exe
    • HPEC Presentations >
      • HPEC 2003 Presentation
      • HPEC 2004 Presentation
      • HPEC 2007 Abstract
      • HPEC 2007 Posters
    • FFT >
      • Load Unload FFT IP Datasheet
      • FFT_MIXED Candidate Core Datasheet
      • DE FFT IP and Sundance SMT702 Flyer
      • UltraLong FFT IP Core for Xilinx Datasheet
      • PIPE_FFT for Xilinx FPGAs Datasheet
      • FFT Datasheet
      • Floating Point FFT Factsheet
      • FFT Success
    • Sundance DE Partnership Release
    • FPGA Webcast
    • FPGAs Go, Go, Go
    • AES Datasheet
    • FPLIC Specification
    • DE Overview

Welcome

Home of Dillon Engineering and the world's fastest FFT IP Cores.

FFT IP Information

Dillon Engineering
Home of the World's Fastest FFT IP Core

Don’t waste your valuable time and resources. Let Dillon Engineering pave the way to realize your complex algorithms in FPGAs and ASICs.

We specialize in custom design services, with particular emphasis on FPGA and ASIC based DSP algorithms and high-bandwidth, real-time digital signal and image processing applications.

Our internally-developed, state-of-the-art ParaCore Architect tool facilitates the design of parameterized IP Cores. We also have a number of pre-designed IP Cores that we can quickly customize to address your unique applications.

Consider us a cost-effective extension to your team. Use your expertise to design new algorithms and our expertise to implement them in digital logic. Speed your designs’ time-to-market by leveraging our proven proficiency and capability.

Design Services

Dillon Engineering has nearly 20 years experience delivering system and logic design solutions for the most demanding applications, serving customers large and small in a wide range of markets.

Read more...

FFT IP

Dillon Engineering has a wide selection of FFT IP to meet the needs of any application. The IP is well suited for either FPGA or ASIC targets and if needed can be quickly customized to satisfy any particular requirement.

Read more...

Ingenuity

Advanced high-level design, modeling and verification capabilities separate us from the pack. At Dillon Engineering, our infrastructure and proven design proficiency ensure your implementation will be a success.

Read more...

Site Highlights

Follow the links below for a quick overview of what's going on at Dillon Engineering:
  • DE Overview
  • FFT Success Story
  • DE Releases FFT_PIPE IP Core for Xilinx FPGAs
  • DE FFT IP and Sundance SM702 Joint Marketing Flyer
  • DE Releases UltraLong FFT IP Core for Xilinx FPGAs
  • DE HPEC 2007 Presentation titled "Accelerating Algorithm Implementation in FPGA/ASIC Using Python"
  • DE Fixed Point Math Model available for download
  • Worlds Fastest FFT IP Core
  • Floating Point Modules and Free Floating Point IP Evaluation
OUR SERVICES

Applications
Markets

OUR IP

FFT
AES
Floating Point

CONTACT US

info@dilloneng.com
952.836.2413
Contact Page
Picture

© 2022 Dillon Logic LLC
All Rights Reserved